The capacitor current would be imbalanced under the conventional control strategy in the half-bridge three-level (HBTL) DC/DC converter due to the effect of the output inductance of the power supply and the input line inductance, which would affect the This paper proposes a pulse-wide modulation (PWM) strategy composed of two operation modes for the HBTL DC/DC converter, which can realize the zero-voltage switching (ZVS) for the efficiency improvement. In addition, a capacitor current balancing control is proposed by alternating the two operation modes of the proposed ZVS PWM strategy, which can eliminate the current imbalance among the two input capacitors. Therefore, the proposed control strategy performance and reliability in: 1) reducing the switching losses and noises of the power switches; 2) balancing the thermal stresses and lifetimes among the two input capacitors. Finally, the simulation and experimental results are presented to verify the proposed control strategy.
INTRODUCTION
More and more researches focus on the high voltage DC/DC converter with high performance and high reliability. The three-level (TL) DC/DC converter is one of most attractive choices for the DC distribution systems with the high DC bus voltage [1] [2] [3] because the power switches in the TL converter only have to withstand half of the input voltage. The TL circuit structure was first applied into the DC/DC converter in [4], [5] . So far, many studies have been done based on the conventional TL circuit structure [6] [7] [8] [9] . Reference [10] proposed a novel four-switch half-bridge threelevel (HBTL) DC/DC converter with zero-voltage-switching (ZVS) control strategy as shown in Fig. 1(a) . In comparison with the conventional TL DC/DC converter, the four-switch HBTL converter only adds one DC-blocking capacitor but removes two clamped diodes. Therefore, the four-switch HBTL converter features with lower cost and more compact circuit structure, which makes it more suitable for the industrial applications. Due to these advantages, many studies have been done based on the four-switch HBTL converter [11] [12] [13] [14] . In [10] , the currents through the two input capacitors in the four-switch HBTL converter are analyzed with the assumption that the input power supply is regarded as an ideal voltage source, which means that the input current can change abruptly in the switching period. However, in the real applications, there exist the output inductance of the input power supply and the inductance of the input line, which would avoid the abrupt changes of the input current in the switching period and thus result in the current imbalance among the two input capacitors in the four-switch HBTL converter. The capacitor current imbalance issue would affect the reliability of the converter in aspects of the imbalance of the thermal stresses and lifetimes among the two input capacitors.
In this paper, a ZVS PWM strategy and a capacitor current balance control are proposed for the four-switch HBTL DC/DC converter. The proposed ZVS PWM strategy is composed of two operation modes with the same output performance, which efficiency. What is more, a capacitor current balancing control is proposed by alternating the two operation modes of the proposed ZVS PWM strategy to eliminate the current imbalance among the two input capacitors. Therefore, the proposed control strategy can reduce the switching losses and noises, balance the thermal stresses and lifetimes among the two input capacitors, and thus greatly improve the performance and reliability of the converter. Finally, the simulation and experimental results are presented to validate the proposed control strategy.
The organization of this paper is as follows. Section II analyzes the capacitor current imbalance under the conventional control strategy. Section III presents the operation principles of the proposed ZVS PWM strategy and capacitor current balancing control. Section IV analyzes the characteristics and performances of the HBTL DC/DC converter under the proposed control strategy. Section V shows the simulation and experimental results to validate the proposed control strategy. Finally, Section VI summarizes the main contributions of this paper. Fig. 1 shows the circuit structure of the four-switch HBTL DC/DC converter and main operation waveforms under the conventional control strategy [10] . In the primary side, two input capacitors C 1 and C 2 are used to split the input voltage V in into two voltages V 1 and V 2 ; S 1 -S 4 and D 1 -D 4 are power switches and diodes; T r is the high frequency transformer (HFT); L r is the leakage inductance of T r ; C s1 -C s4 are the parasitic capacitors of S 1 -S 4 ; C b is the DC-blocking capacitor. In the secondary side, there are four rectifier diodes D r1 -D r4 , one output filter inductor L o , and one output filter capacitor C o . In Fig. 1(a) , i in is the input current; i c1 and i c2 are the currents flowing through C 1 Before discussing about the currents on the two input capacitors in the four-switch HBTL DC/DC converter, some assumptions are made as below: 1) the output filter inductor L o is large enough to be considered as the current source; 2) the switches S 1 -S 4 and diodes D 1 -D 4 are ideal; 3) the input current i in is considered as a constant in the switching period due to the output inductance of the input power supply combined with the inductance of the input line.
II. ANALYSIS OF CAPACITOR CURRENT IMBALANCE
According to Fig. 1(b 
According to Fig. 1(b) , the primary current i p in one switching period T s can be described as 0 2 2 2 6 6 9 9 9 12 12 13
Substituting (3) into (1) and (2) 
In the steady-state situation, the time intervals [t 2 -t 6 ] and [t 9 -t 12 ] are the same as shown in Fig. 1(b 
According to (4) -(6), the root-mean-square (RMS) values of i c1 and i c2 under the conventional control strategy namely i c1_rms_c and i c2_rms_c can be calculated by (7) and (8).
From (7) and (8), it can be observed that i c1_rms_c and i c2_rms_c are different and i c2_rms_c is bigger than i c1_rms_c because d 2 is bigger than d 1 as shown in Fig. 1(b) . This current imbalance among the two input capacitors could result in the different thermal stresses and lifetimes between the two input capacitors, which would affect the reliability.
III. PROPOSED CAPACITOR CURRENT BALANCE CONTROL
In this section, a capacitor current balancing control is proposed, which can not only achieve ZVS for the power switches but also eliminate the current imbalance among the two input capacitors. At t 15 , the following work operation in the next cycle starts, which is same as the first switching period. The analysis of the operation mode II is similar as that of the operation mode I, which is not repeated here. 
A. Proposed ZVS PWM Strategy
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B. Proposed Capacitor Current Balance Control
Based on the above analysis, the main difference between the operation mode I and II is that the RMS value of i c1 is bigger than that of i c2 in the operation mode I but the RMS value of i c1 is smaller than that of i c2 in the operation mode II. In order to balance these two currents i c1 and i c2 , a capacitor current balance control is proposed by alternating the two operation modes. Fig. 4 shows the proposed control for balancing the currents on the two input capacitors, in which d rv1 -d rv4 are four driving signals of the power switches S 1 -S 4 and d 1 is duty ratio in one switching period. In the proposed capacitor current balancing control, the operation mode I is used for the first switching period and the operation mode II is used for the second switching period, which makes the currents on the two input capacitors are the same in every two switching periods as shown in Fig. 4 . 
IV. CHARACTERISTICS AND PERFORMANCES UNDER THE PROPOSED CONTROL STRATEGY

A. Output Characteristic
If neglecting the duty ratio loss, the average output voltage
Assuming that the DC-blocking capacitor is large enough to be considered as a voltage source, the voltage on the DCblocking capacitor is
Substituting (10) into (9), then the output voltage can be expressed by
The duty cycle loss in one switching period as shown in Fig. 4 can be given by
where d loss is the duty cycle loss.
After considering the effect of duty cycle loss, the output voltage can be calculated by 1 1
B. ZVS Achievement Conditions
Before discussing the ZVS achievement conditions under the proposed control strategy, one assumption is made that the parasitic capacitors of S 1 -S 4 are the same namely C s .
In the operation mode I, the energy E 1 calculated by (14) is needed to ensure the switches S 1 and S 3 realizing zero-voltage switch-on. The energy to achieve zero-voltage switch-on for S 1 and S 3 is provided by both the output filter inductance and the leakage inductance. 
The energy of the leakage inductance of the transformer is used to achieve zero-voltage switch-on of switches S 2 and S 4 . Therefore, in order to achieve the zero-voltage switch-on of switches S 2 and S 4 , (15) should be satisfied. 
In the operation mode II, the analysis of the ZVS achievement conditions is similar to that in the operation mode I as above, which is not repeated here.
The proposed capacitor current balance control operates by alternating the operation mode I and II, therefore the ZVS achievement conditions of the proposed capacitor current balance control is the combination of the ZVS achievement conditions of the operation mode I and II. In the first switching period, the energy from both the output filter inductance and leakage inductance of the transformer is provided for S 1 , S 3 to realize the zero-voltage switch-on and the energy from the leakage inductance is provided for S 2 , S 4 to achieve the zerovoltage switch-on. In the second switching period, the ZVS achievement conditions are just contrary to that in the first switching period, which means the energy from both the output filter inductance and leakage inductance of the transformer is provided for S 2 , S 4 to realize the zero-voltage switch-on and the energy from the leakage inductance is provided for S 1 , S 3 to achieve the zero-voltage switch-on.
C. Analysis of Input Capacitor Currents
According to Fig. 4 
Because the frequency of the primary current i p is same as the switching frequency, i p in one switching period as shown in Fig. 4 can be given by. 
V. SIMULATION AND EXPERIMENTAL VERIFICATION
A. Simulation Verification
In order to verify the proposed control strategy, a simulation model is built, whose parameters are listed in Appendix. In the simulation, the input voltage V in is 550 V, the output voltage V o is 50 V, and the output power namely P o is 1-kW. Figs. 5(a) and (b) show simulation results under the conventional control strategy and the proposed control strategy, respectively. Fig. 5(b) . In summary, the simulation results verify that the current imbalance among the two input capacitors C 1 and C 2 are effectively eliminated by utilizing the proposed control strategy.
B. Experimental Verification
A 1-kW 50 kHz prototype is built to verify the above theoretical analysis. The specifications of the built prototype are listed in Appendix. In the experiments, the output voltage V o is 50 V, and the input voltage is 450 V -550 V. The turns ratio of the transformer T r is 25:8. SPW47N60C3 is adopted as the primary power switches. MBR40250TG is selected for the output rectifier diodes. The performances of the established prototype are shown in Figs. 6 and 7 under the working conditions that the input voltage V in is 550 V and the output power P o is 1-kW.
Figs. 6(a) and (b) show the currents i p , i o and voltages V in , V o under the conventional and proposed control strategy, respectively. It can be seen that the primary currents i p are almost the same under the two control strategies. The frequencies of i c1 and i c2 under the proposed control strategy are twice of that under the conventional control strategy as marked in Fig. 7 , which is consistent with the theoretical analysis. In addition, i c1 and i c2 are different under the conventional control strategy, whose RMS values are 3.16 A and 5.18 A respectively, as shown in Fig. 7(a) . Therefore, the difference between i c1_rms_c and i c2_rms_c are 2.02 A. After using the proposed control strategy, i c1 and i c2 are almost the same and their RMS values are 4.36 A and 4.39 A, respectively, as shown in Fig. 7(b) . VI. CONCLUSIONS In this paper, a ZVS PWM strategy and a capacitor current balancing control is proposed for the four-switch HBTL DC/DC converter. The proposed ZVS PWM strategy composed of two operation modes can achieve the ZVS for the efficiency improvement. In addition, a capacitor current balance control is proposed by alternating the two operation modes of the proposed ZVS PWM strategy to eliminate the current imbalance among the two input capacitors. Therefore, the proposed control strategy can reduce the switching losses and noises, balance the thermal stresses and lifetimes among the two input capacitors, and thus improve the performance and reliability of the converter. Finally, the simulation and experimental results verify the proposed control strategy. 
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